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Advances in digital computer technology have led to employment of
the computer as a control device. Although many theories for utilization
of the digital computer as the compensator in a position feedback control
system have been proposed, there is little documentation of digital
control performance in a hardware environment. This thesis is an
investigation of the performance of a real system under sampled-data
control. The variable gain amplifier sampled-data control theory is
first simulated and then tested on a real system. The hardware and
software developments necessary for implementing this control theory
are discussed in detail. Additionally, this method is incorporated in
a time-sharing computer program for controlling many systems simultane-
ously from a single computer. Results of the tests are presented and
evaluated.
The authors wish to express their appreciation to Professor Robert
D. Strum of the U. S. Naval Postgraduate School for his guidance and






1.2 Digital Controller Design


































Measurement of Quantization Errors
Program Flowchart Symbols











1. Block Diagram for Type One System 4
2. State Transition Flow Graph for Type One System 5
3. Output vs. Time for Type One System; Step Input 10
4. Velocity vs. Time for Type One System; Step Input 11
5. Phase Plane for Type One System; Step Input 12
6. General Block Diagram for Real System 13
7. State Transition Flow Graph for Real System 14
8. Block Diagram for Implementing D(Z) 18
9. Flow Chart for Program 1 20
10. Flow Chart for Program 2 23
11. Flow Chart for Program 3 26
12. Flow Chart for Program 4 28
13. Flow Chart for Program 5 33
14. Flow Chart for Sense Loop of Program 6 41
15. Flow Chart for Solution Routine of Program 6 42
16. Flow Chart for Return Routine of Program 6 44
17. Output vs. Time for Real System Simulation 46
18. Velocity vs. Time for Real System Simulation 47
19. Phase Plane for Real System Simulation 48
20. Position and Velocity vs. Time for Real System 49
21. Position and Velocity vs. Time for Analog System 49
22. Phase Plane for Real System 50
23. Phase Plane for Analog System 51




25. State Transition Flow Graph for Type Zero System 60
26. Output vs. Time for Type One System; Ramp Input 64
27. Velocity vs. Time for Type One System; Ramp Input 65
28. Phase Plane for Type One System; Ramp Input 66
29. Output vs. Time for Type Zero System; Step Input 67
30. Velocity vs. Time for Type Zero System; Step Input 68
31. Phase Plane for Type Zero System; Step Input 69
32. Output vs. Time for Type Zero System; Ramp Input 70
33. Velocity vs. Time for Type Zero System; Ramp Input 71
34. Phase Plane for Type Zero System; Ramp Input 72
35. Block Diagram of Amplifier-Motor Combination 78
36. Circuit Diagram of D. C. Power Amplifier 79
37. Block Diagram for Determination of Transfer Function 81
38. Frequency Response of Amplifiers in Cascade 83
39. Saturation Characteristic of D. C. Amplifier 84
40. Closed Loop Magnitude vs. Frequency 86
41. Closed Loop Phase Angle vs. Frequency 87
42. Nichols Chart 88
43. Bode Diagram of Open Loop Transfer Function 89
44. Quantization Operation 90
45. Block Diagram for Real System 91
46. Canonical Form of Sampled-Data Control System 92





During the past 15 years, advances in digital computer technology
have developed the digital computer into an invaluable tool for all
branches of the scientific world. In almost every scientific discipline,
the capabilities of the digital computer for vast computational tasks,
data processing, and simulation have been profitably employed. In
addition to these uses, some engineers in the automatic control field
have considered the digital computer, operating in a real time mode, as
a tool for improving control techniques and capabilities. It is in this
area of computer application that the authors are extremely interested.
There are many theoretical expositions on sampled data control
techniques, and some include results from the digital control of
simulated plants. However, with the exception of the technical reports
of the Navy Electronics Laboratory ll, 2, I the authors were unable to
find any information on sampled-data control of an actual plant. It is
the opinion of the authors that unless the theory is tested in a hardware
environment, the results are academic because of the difficulty in
accurately simulating the inherent non-linearities in a real system. It
was decided at the outset, therefore, that a prime goal of the thesis
was to test the theories of sampled-data control on a real plant.
A second area in which data was lacking involved one of the primary
advantages claimed for the sampled-data control techniques: the cap-
ability to control many systems simultaneously from the same computer.
Although implementing such a multi-control system is primarily a computer

programming task, certain basic techniques must be developed to insure
flexibility and adequate performance. It was felt that the lack of
documentation in this area was a serious shortcoming. Thus, a second
goal of this thesis was to develop and implement techniques for multi-
system sampled-data control.
Having established the basic goals of the thesis, the authors made
a decision which essentially limited the scope of the thesis. Throughout
the literature, there are many proposed theories for sampled-data control
systems. It was decided to select only one of these theories as the
basis for the laboratory experimentation. Rather than testing many
theories in a less rigorous fashion, the authors preferred to make
exhaustive hardware tests on the basis of one theoretical solution to
the control problem. In general, the difficulties encountered in one
theoretical approach would be comparable to those of another, and the
techniques developed may be extended to other theories.
After examining many of the proposed theories, the authors, in
conjunction with their advisor, Professor Robert Strum, selected the
theory proposed by Benjamin C. Kuo. The basis of this theory is the
concept of a variable gain amplifier in the control loop. The theory
provides for minimum time, ripple free response to deterministic inputs.
The prime reasons for selection of this theory as a basis for the
laboratory experimentation are the theoretical advantages it offers,
and the relatively simple tasks the digital computer is required to
perform.
In considering the laboratory portion of the thesis, the authors

had one more basic decision to make. In selecting a digital computer
for the experiments, the facilities at the Postgraduate School offered
a choice between a general purpose computer, the Control Data Corporation
1604, and a small data processing computer with an auxiliary arithmetic
capability, the CDC-160 in conjunction with the CDC-168 arithmetic unit.
Due to the fact that any practical control method must not only perform
well, but also must be economically feasible, the smaller, less expensive
160 computer was selected. It is conceded that the larger computer could
more efficiently perform the required controlling tasks, but the authors
preferred the more realistic practical approach. This led to a secondary
goal of the thesis, to be able to comment on the general feasibility of
sampled-data control systems on the basis of the results obtained.
1.2 Digital Controller Design
Before proceeding with work on the real plant, the authors decided
to select a technique for the design of digital controllers for sampled-
data control systems. A design theory that would give accurate results
and would be readily adaptable to the existing hardware was desired. It
was determined that the digital controller design described in Section
9-9 of Analysis and Synthesis of Sampled-Data Control Systems by
Benjamin C. Kuo would be well suited to this problem. PsHKuo's design
theory makes use of state space and state transition techniques. It
also enables derivation of a D(Z) that will yield a minimum time, ripple
free response to the designated deterministic input (i.e., "deadbeat
response"). This approach to digital controller design describes the
digital controller as a variable gain amplifier which outputs certain
values each sampling period in order to control the continuous system

in the desired manner. It is easily adaptable to implementation on a
digital computer, and the use of state variables makes the manipulation
of the mathematics involved relatively easy.
To explain this "variable gain amplifier" design theory it is best
to look at a sample problem. Consider the sampled-data control system
of Figure 1. The variables x
1
and x~ are the state variables for the
controlled process where x.. = x ; h(t) is the output of the zero-order




To determine a D(Z) for "deadbeat response" to a given input:
(1) Draw the state transition flow graph of the system with the
digital controller represented by a variable gain amplifier
K(kT). K(kT) = h(kT) / e(kT).
(2) For a "deadbeat response" the system error must be zero for
t > nT where n is the smallest possible integer.
i.e. , x (nT) = r(nT)
x (nT) = x (nT) = = x (nT) = 0. unit step
x_ (nT) = 1; x„(nT)=x. (nT)=. . .=x (nT) = 0. unit ramp
z J q- p
From this information the variable gains (K, 's) and the mini










) using the K 's
determined and recalling that e(kT )=r (kT)-x (kT)
.
(4) Calculate D(Z) using the relationship D(Z)=H(Z)/E(Z)
.







Using Figure 2 and applying flow graph techniques and the inverse
Laplace transformation we arrive at the following:
x
x


















Now let us assume a unit step input and a sampling period of one tenth
of a second. ( r(kT) = 1.0, T=0.1)
x
x |











For k=0 and x (0) = x (0) = 0.







From the constraints placed on the problem (i.e., x (nT) = r(nT) and
x 9 (nT)=0.) it may be seen that the solution can not be obtained from
the above. In practice this means that the output of the controlled
process cannot be made equal to a step input in one sampling period.
We must therefore proceed to the second sampling period and let k=l.
Doing this and setting x (2T)= 1.0 and x (2T) = 0. yields:
x, (2T) = 0.014K - 0.000025K K. + 0.005K. = 1.0
1 o o 1 1
x (2T) = 0.086K - 0.000475K K, + 0.095K. = 0.0
2 o o 1 1
from which
K = 105.6 ; K, = -203.0
o 1
therefore
e(0+ ) = r(0)-x (0)-l ; e(T+)=r(T)-x
1
(T) = 0.472
h(0+ ) = 105.6 ; h(T
+




) + h^Z^ 105.6 - 95.8 Z" 1
e(0") + e(T')Z * 1 + 0.472 Z
_1
The above example demonstrated the technique of designing a digital
controller for a sampled-data control system using the variable gain
amplifier concept. It should be observed that in implementing this
controller using a digital computer, the D(Z) does not have to be actually
calculated. In fact, only the K, ' s need be entered in the computer.

This proves to be quite advantageous since for a given sampling period
the K, ' s are only a function of the continuous system gain and the G(S).
Thus for a digital computer controlling a number of plants the K, '
s
could be pre-computed and stored in the computer ready for use. These
variable gains when multiplied by the sensed error and output at the
sampling rate will provide the desired system response to the designated
input. In fact, the digital controller designed above will yield the
desired "deadbeat response" to any step input. It must also be pointed
out that the design given is only for a step input and will not give
optimum response for a ramp or parabolic input.
The design problem as stated and solved above was for the control
of a type one system in response to a step input. In studying this
design technique a digital controller was also designed for the same
type one system (G(S)= ) for "deadbeat response" to a unit ramp
input. With respect to a ramp input, optimum response was obtained in
three sampling periods. It was also noted that once zero error had
been achieved a constant output of 1.0 was needed from the controller.
This was required because a type one system has an inherent steady state
error in response to a ramp input. In this context it is important to
realize that with the use of a digital controller a continuous system
with an inherent steady state error can be made to respond with "deadbeat
response" and no steady state error to any particular deterministic
input. (See Appendix I for details.)
In Appendix I a digital controller is also designed for a type
zero system (G(S) = ; rr
—
;
rr- ) which has an inherent steady state(s + 1) (s + I)

error to both step and ramp inputs. With the designed controller, these
errors were reduced to zero.
With regard to type two systems some difficulty was encountered.
For a system of the type G(S) = —x— a digital controller was readily
S
1designed; however, for a system of the type G(S) = —x the mathe-
s (s+1)
matics involved in evaluating the K, ' s proved to be cumbersome. An
iterative solution to the non-linear simultaneous equations was used
in evaluating the K, ' s . This proved to be feasible. Further investiga-
tion into the problem was not carried out since the authors wished to
direct their efforts to the control of the real system.
1.3 Simulation and Results
After completing the design of a digital controller for a "dead-
beat response" to a unit step input, it was decided to simulate the
system response. This was done to provide a check on the computations
and to verify the design theory itself. The simulation programs used
were written in Fortran 60 and employ a library routine known as INTEG 1.
INTEG 1, written by Dr. J. R. Ward, provides a fourth order Runge-Kutta
solution to ordinary differential equations and was well suited to the
simulation problem encountered. (Appendix II contains a complete
simulation program.)
The graphical results to the simulation are on the following pages
and do verify the design theory as well as the computations involved.
(Appendix I contains graphical results for a unit ramp input as well





It should be mentioned that a certain degree of accuracy is needed
in the determination of the h's used. In some simulations, the rounding
of the h value to two decimal places resulted in a response that was
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The investigation conducted during the course of this thesis was
developmental in nature. Using the variable gain amplifier control
theory discussed in Section 1.2, techniques for accomplishing the
sampled-data control of a real plant were developed. The investigation
also included the development of a computer time sharing system through




Figure 6 shows the general block diagram of the sampled-data
control system that was used. The system breaks down into two main
components which are the continuous plant and the D(Z) , sampler, and
zero-order hold. The continuous plant is described in Appendix III.
The CDC- 160, CDC- 168, and A/D, D/A converters function as the sampler,
D(Z), and zero-order hold. This operation will be treated in detail
in Section 2.2.1.
The digital controller, D(Z) , was designed to give a "deadbeat
response" to a step input using the theory described in Section 1.2.
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It was decided to solve for the K, ' s in general terms initially and
then substitute the known G(S) determined in Appendix III.




From the flow graph we have
n(s)= — " -S-^ x i(t )+ —A T X-(t )
l
v J
s 2, A 1 o s(s+cx) 2 V o yL s (s+c*)J
KA
S (s+o< )
/ n -KA ,_ . 1 , . KAx (s)= —7
—
;
r- X- (t ) H ; x_(t ) H -.—
;
r-
2 s(s+e*) l v o s+oi 2 V o s(s+e*)
*<'«>>
r<t)
and after taking the inverse Laplace transformation we arrive at
-<*T













-j£ (1-e" *T ) r(kT)
For Xl (0) = x (0) = 0.0


























where x (2T) = r: x
2
(2T) = 0.0
It is seen that a "delta" term is present in the solution for the
K, ' s and the h's. This "delta" term arises from the fact that the
error signal was attenuated by a 0.0121 factor before being sent to
the A/D converter. This will be discussed in detail in Section 2.2.2.
40
Now for the G(S) =
,
,
rr ; T = 0.3; where r = 5.0 we arrive at:
s(s+3)
K = 0.421 K, = -0.398
o 1
h = 0.0252 h. = -0.0102
o 1
The h's computed were used in an earlier trial program. The computed
K, ' s were used in the final control program and as such were entered
directly in the computer. The CDC- 160 together with the CDC- 168 were
programmed to serve as the digital controller using these K, ' s . The
CDC-160 also operated as the sampler since the sampling period was also
programmed into the computer.
The real system response was also simulated using the same
simulation scheme as Section 1.3. The simulation results are in
Section 2.3.
After controlling the real plant in a "deadbeat response" manner,
it was decided to work on a time sharing routine for optimum control
of two plants. The second plant was an analog simulation set up on
the EAI TR-20 analog computer with a G(S) equal to —-—rr— . The CDC-
160 was then used to provide optimum control to both systems. The




2.2 Development of Sampled-Data Control Technique
The step from the theoretical control solution to a working sampled-
data controller involves the development of methods through which the
requirements of the theoretical solution may be implemented in a real
controller. This is a two-fold development involving the software of
computer programming and the associated hardware requirements. Develop-
ment in each area will be discussed in detail.
2.2.1 Hardware Development
Having developed, theoretically, the performance of the D(Z)
portion of the control system block diagram, it was necessary to develop
a hardware equivalent to the previously described mathematical model
of D(Z). To accomplish this hardware development, the following equip-
ment was used:
(1) A two-channel digital to analog converter. (D/A)
(2) A four-channel analog to digital converter. (A/D)
(3) A Control Data Corporation 160 computer, in conjunction
with a Control Data Corporation 168 arithmetic unit.
(4) Operational amplifiers used for summing of signals coming
in and out of the converter units.
The equipment used was chosen, not because it was thought to be most
efficient for the desired tasks, but because it was readily available
in the Digital Control Laboratory of the U. S. Naval Postgraduate School,
Comments on the relative merits of the equipment in performing these
tasks will be included where appropriate.
Development of the hardware equivalent of the mathematical model
of D(Z) will now be discussed. It was decided immediately that the need
16

for analog hold circuits could be eliminated by replacing them with
more accurate computer programmed holds. This is possible because of
the operating characteristics of the converter units in conjunction
with the 160 computer. First, the 160 computer can sample a converted
digital input only when specifically commanded, and then it samples
only one value. Similarly, the 160 computer can output a digital value
for conversion only upon command, and furthermore, that value remains
constant in the output register until it is changed by inserting a new
value. Thus, by programming the computer to sample converted analog
inputs and provide digital outputs for conversion at specified time
intervals, hold circuits become unnecessary. In fact, the holds be-
come an inherent part of the sampling rate of the computer and are
varied automatically as the sampling rate changes.
Examining Figure 6, one sees that the input to D(Z) is the error
signal, e(t), which is the sum of the reference signal, r(t), and the
negative control signal, -c(t). There are two methods by which e(t)
may be transmitted to the computer. The first method is to sample r(t)
on one channel of the A/D and to sample -c(t) on another channel. The
two inputs could then be summed in the computer to obtain the error
signal. This method was discarded for two reasons. First, since it
is impossible to sample r(t) and -c(t) simultaneously, the error signal
computed would have some inherent error. Second, the A/D conversion
time is of the order of 120 microseconds, and it was felt that this




The second method of supplying the error signal to the computer,
and the one which was adopted, involved summing r(t) and -c(t) in an
operational amplifier prior to transmission to the A/D. This method
has the advantage of being fast, accurate, and readily adaptable to a
restriction imposed by the physical characteristics of the converter
unit. This restriction is that the converter units accept only negative
voltages in the range of zero to minus ten volts. Thus, to handle both
positive and negative values of e(t), the sum of r(t) and -c(t) is
added by means of an operational amplifier to minus five volts. A
zero error signal would then be sampled by the computer as an input of
minus five volts, and an error signal of three volts would be sampled
by the computer as an input of minus two volts. Similarly, the
converted D/A value which is transmitted to the amplifiers of the
system must be added to five volts prior to insertion in the system.
A block diagram of the hardware system used to provide the







With the above hardware system established, the rest of the development
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of a unit equivalent to the mathematical model of D(Z) must be
accomplished by programming the computer.
2.2.2 Software Development
Programming the computer to accomplish the aforementioned task
was done in a progressive fashion, starting with programs to accomplish
the simplest control functions and expanding the basic programs to
provide for accomplishing more complex tasks. This was done for two
reasons. The primary reason was that at the outset the authors wanted
to isolate quickly any faults in the digital control system, and to
analyze carefully system response at each stage of control function
complexity. A secondary reason for adopting this progressive program-
ming technique was the fact that the 160 computer is rather limited in
its capability . Due to this limitation, the authors desired to bring
the control capabilities of the equipment used to a maximum before
computer saturation problems were encountered. Following is a discussion
of these progressive programs.
The first program written was intended primarily to check the
operation of the hardware equivalent of the D(Z) under minimum capability
requirements, and also to check the plant response with the D(Z) in the
The 160 has limited storage capacity (4K) , and a relatively slow
memory cycle (6.4 microseconds). It can only multiply or divide in




loop. The essence of Program 1 is to enable the plant to run as a
continuous system with the D(Z) block in the loop. Mathematically,
such a system may be described as D(Z) = 1., and the sampling period,
T, approaching zero (approximately 200 microseconds).
The programming aspects of Program 1 were quite simple. The
program was an iterative loop in which the current error signal was
sampled from the A/D converter, read into the computer, stored
temporarily, and output to the D/A converter for return to the system.
A flow chart for Program 1 is shown below. A complete text of Program


















The results of the test using Program 1 were quite satisfactory.
System responses were obtained from step, ramp, and sinusoidal inputs,
and these responses matched those obtained from the system when operated
as a purely continuous system with unity feedback. This, of course, was
predictable with D(Z) = 1., and T approaching zero. However, the results
do validate the selection of hardware used to implement the realization
of the mathematical D(Z).
The results of Program 1 opened another avenue of approach to the
problem of implementing the variable gain samplifier method of digital
control. It was noted, when working with the system in the Digital
Control Laboratory, that the system was subject to many random inputs
of small magnitude from various sources of noise. Program 1, when
tested, maintained stability, and accurate and fast response in the
presence of these noise sources. It was further noted that the advantages
of the variable gain amplifier method in regard to minimum time response
are lessened when the inputs are small and random.
In the light of the foregoing facts, a temporary control philosophy
was developed. This philosophy states that for step inputs which exceed
in magnitude a threshold, a standard variable gain amplifier control
solution would be employed. For small inputs, such as noise, the system
would be controlled as it was with Program 1. The threshold would be
set at a level which would prevent the implementation of a solution of
the type described in Section 1.2 for the random noise inputs, which
were restricted to a relatively low magnitude. In other words, the
21

system would run in an essentially continuous mode D(Z)=1., until
receipt of a valid step input, at which time it would be controlled
by a variable gain amplifier digital solution.
To implement this type of control philosophy, an intermediate
program, Program 2, was written to modify Program 1 to provide for
detection of a definite step input and an exit to a solution. This
detection is accomplished by comparing the new value of the sampled
error signal with the immediately preceding value of the sampled error
signal. If the difference between these values is greater than the
established threshold, a step input is detected. To assist the reader
in understanding the programming procedure for determining the sign of
a detected step input, the following table of octal number values for














A flow chart for Program 2 is presented on the following page. A
complete text of Program 2 is presented in Appendix VI.
The results of Program 2 were excellent. It proved to be a fast




































than the threshold level. In one sense Program 2 was too sensitive.
When certain knife switches were used to provide zero to five volt step
inputs, negative transients appeared at the instant the switch was thrown.
Program 2 was so sensitive that it sensed the transient as a negative
step input. This imposed the requirement that step inputs be obtained
from an electrnnic switching device or from a high quality knife switch
which eliminates the aforementioned transient.
The next step in the development of the temporary control philosophy
involved utilizing the computer in a real time mode to implement a
variable gain amplifier solution. The iterative loop of Program 2,
which maintains continuous control until a step input is sensed, employs
the computer in a free-running mode. The variable gain amplifier solution,
however, requires that the computer insert control voltages of definite
real time length into the system. To do this, the computer must output
a control voltage to the system, hold the voltage for a specified length
of time, and then output another control voltage. Program 3 was written
to develop techniques for accomplishing this task.
Program 3 was a simple program which called for the computer to
output a given voltage, delay through a timing chain, and output another
voltage. Theoretically, the length of the delay could be calculated
from the execution time for the instructions which constitute the timing
chain. However, exact timing data for D/A conversion were not available.
Therefore, approximate timing chain delay was calculated and adjusted
by experimental results for exactness. The timing chain was formed by
constructing an iterative loop in which an index was increased by one
on each pass and compared to a preset total. When the index equaled the
24

preset total, the time delay was complete. A flow chart for Program 3
is shown on the following page. A complete text of Program 3 is
presented in Appendix VI.
In testing Program 3, it was decided to design a basic delay block
of 0.1 second. With an accurate delay block established, delays which
were integer multiples of 0.1 second could be achieved by iterating
through the basic delay the required number of times. Delays of less
than 0.1 second could be achieved by setting the preset total at a proper
fraction of that required for a 0.1 second delay.
Satisfactory results were obtained from Program 3 in that a delay
of exactly 0.1 second was produced between the output of the first and
second voltages. For this delay, the preset total was set at 3403
ft
.
Results were checked on a high speed Mark II Brush Recorder and an
oscilloscope
.
Having developed Programs 2 and 3, the basic tools for implementing
a solution within the constraints of the temporary control philosophy
were ready. By using Program 2 to maintain continuous type control in
the absence of an input signal and to sense a step input, and by employing
the features of Program 3 to output the required controlling voltages,
the desired solution to a step input may be attained. To test the basic
validity of their approach, the authors wrote Program 4 as a first trial
of the variable gain amplifier control method.
Program 4 was an unsophisticated approach which started with the
system being controlled in the undisturbed state by Program 2 which will












Index = Index + 1








is transmitted immediately to the system. h is held for one sampling
period, and then h is transmitted and held for one sampling period. At
the completion of the second sampling period, the system returns to
26

continuous operation as the computer returns to the Sense Loop. To
insure a return to the continuous mode of operation at the completion
of the second sampling period, it was necessary to "bootstrap" the Sense
Loop by sensing the current error and inserting it in the Sense Loop as
the "old value". Were this procedure not followed, an imperfect solution,
one which did not have zero error at the end of two periods, would cause
the Sense Loop to sense another step input and thus cause the system
to go into unstable, erratic operation.
The unsophisticated aspect of Program 4 stems from the fact that
the h's were not computed by multiplying e(t) by K during the solution,
but were pre-calculated and inserted in memory as constants to be trans-
mitted to the system at the proper time. K„ and K
1
have been determined




(predicted). Due to the fact that r(t) and -c(t) were transmitted to
the summing operational amplifier after passing through dropping resistors
in the front end of the system, the magnitude of the error signal was
considerably decreased. For a five volt step input, e
n
(t) sensed by
the computer was 0.0600 volts and predicted e (t) was 0.0258 volts. On
the basis of these values, h - 0.0252 volts and h = -0.0102 volts. A
0.3 second sampling interval was used.
A flow chart for Program 4 is shown on the following page. A
complete text of Program 4 is presented in Appendix VI.
Complete results of the responses obtained when using Program 4
will not be presented because these tests were in the nature of feasibil-




































definite proof of the validity of the variable gain amplifier approach,
and led the authors to adopt certain techniques which were used in
later programs to improve performance. Some of these lessons learned
from these tests will now be discussed.
Accuracy problems were caused by the small magnitude of the error
signal received at the D(Z) portion of the system for a five volt
step input. Due to this fact, the magnitude of h's to be transmitted
to the first amplifier was so small that the resolution of the D/A
converter prevented sufficient accuracy for these h's. The resolution
for the converter is 0.0024 volts per octal number. With h's of the
magnitude of 0.02 volts, accuracy was limited to the first digit of
the h. This condition was barely satisfactory due to the stringent
demands of the variable gain amplifier method for accuracy in the h's.
This demand was demonstrated when solutions were simulated on a
general purpose digital computer. This demand was discussed more
thoroughly in Section 1.3.
To correct the problems associated with converter resolution,
the obvious solution was to increase the voltage levels in and out
of the converter. The simplest method of accomplishing this would
have been to eliminate the dropping resistors before the summing
amplifiers. However, when this was tried, system noise increased to
a level which was not tolerable. The method of achieving increased
accuracy, which produced the best results, was to multiply the error
signal by ten in the summing operational amplifiers prior to A/D
29

conversion, and to divide the D/A converted voltage by ten in the
summing operational amplifiers before transmittal to the system. This
enabled the use of h's of ten times computer value for conversion
which alleviated the resolution problem. This scheme also maintains
operation in the continuous mode of the Sense Loop to continue as
before. For all further tests, the hardware shown in Figure 8 was
modified to provide for the proper multiplication and division in
the summing operational amplifiers.
A second lesson learned in this test program related to the
"bootstrap" procedure discussed previously. This feature was
originally inserted in the program to prevent system runaway for
incorrect solutions resulting from tests using improper h's. It was
found, however, that this "bootstrapping" return to continuous operation
at the completion of the second period was an integral part of a
satisfactory solution. This is due to the fact that a real system
has inherent non-linearities such as coulomb friction and backlash.
In view of these non-linearities, a perfect theoretical solution can
not be obtained. (It is possible to approach more closely the perfect
solution by slight modification of the size of the h's.) Thus, a
rapid, smooth return to the continuous mode after the second sampling
period is essential to a satisfactory solution. It is noted that
by properly adjusting the size of the h's, the error at the end of
the second sampling period is small (less than 10% of the step size),
and the use of the continuous mode reduces error to zero rapidly.
Specific examples of the foregoing may be noted in the presentation
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of results in Section 2.3. At that time, the reader may note that
the necessity to go to the continuous mode to bring error to zero
does not significantly degrade system performance in comparison to a
theoretical solution.
With the information derived from Programs 1 through 4, the
authors developed Program 5 which was intended to culminate efforts
in the development of the temporary control philosophy. Program 5 was
a generalized version of Program 4, the primary difference being that
in the newest program the h's were computed during the solution
instead of using precomputed values. The solution technique may be
summarized by stating that each h is computed by sampling current
error and multiplying by the appropriate gain constant (K, ) by using
the CDC-168 arithmetic unit in the multiply integer mode in conjunction
with the CDC- 160 computer.
Programming arithmetic operations for these two units is quite
straightforward when Subroutine Arith, written by Professor M. L.
Cotton, is used. However, the characteristics of the CDC-168 required
manipulation of the sensed error signals. Specifically, for an
arithmetic operation, the 168 requires two 22-bit operands, and
supplies a 22-bit solution. Each operand is composed of two 12-bit
160 words, with the least significant half of the number in an even
numbered cell and the most significant half of the number in its odd
numbered mate. The first bit in each cell pair is a sign bit. It is
this sign bit in the first bit of each of the two words composing the
operands that require the manipulation. For the K multipliers which
remain constant, proper values may be inserted into both storage cells
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manually before the program runs. However, for the sensed error
signal, negative numbers received from the converter create a problem.
For the 168 to function properly, the sign bits for both portions of
the operands must agree. To handle this problem, the following proce-
dure was employed. To derive the proper h, the product of K, and e(t)
is required. After e(t) is sensed, it is placed in cell 0024 as the
least significant half of an operand. The most significant half,
cell 0025, is preset to zero. For negative step inputs, the error
signals read in from the A/D converter are positive numbers, and the
multiplication process may proceed immediately. For positive step
inputs, however, the error signals sensed from the converter are all
negative numbers. To maintain sign bit consistency with cell 0025,
this negative number is complemented and placed in cell 0024. The
multiplication operation then proceeds. The product, of course, is
of the wrong sign so it must be complemented prior to being transmitted
to the system. This procedure will be defined completely in the flow
chart for Program 5.
The other major innovations of Program 5 involved attempts to
obtain greater accuracy in the solution a,nd maintain high resolution
in the converter. As previously discussed, the multiplication and
division by ten in the operational amplifiers were included. To
achieve greater accuracy in computing the h's, 100 times K, was set
in the computer as the multiplying constant. The products were then
divided by 100 prior to being output to the D/A.
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As before, a sampling interval of T = 0.3 seconds was used.




-0.398. A flow chart for Program 5 is shown below. A complete




































































































































As noted before, Program 5 marked the culmination of efforts
in conjunction with the temporary control philosophy. Although the
results of Program 5 were good, and gave valuable insight into digital
control technique, Program 5 was merely a vehicle through which the
validity of variable gain amplifier theory could be tested. The
temporary control philosophy, although perfectly satisfactory for
control of a single system, is unsatisfactory as a general philosophy
for digital control because it excludes utilization of one of the
primary advantages claimed for digital controllers: simultaneous
control of many systems by the same computer. The authors believe
that the realistic application of digital control methods is closely
tied to the capability for simultaneous control of many systems.
Toward this end, a final control philosophy was developed.
The goal of this final control philosophy was to achieve this
simultaneous control. This goal implies that the computer be "time-
shared" among the systems to be controlled. Therefore, the significant
difference between the temporary and final control philosophies is
one which enables the computer to time-share its control function.
Before discussing the final control philosophy in detail,
specific performance goals for this philosophy will be discussed.
The authors wanted to develop techniques for controlling two or more
systems simultaneously by employing one digital computer on a time-
share basis. The control was to be achieved by the variable gain
amplifier method. To achieve generality, it was desired to include
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the capability for the systems to be controlled at different
sampling rates. Furthermore, it was considered necessary to maintain
the capability to handle simultaneous step inputs to each system
without performance degradation.
It may be recalled that the temporary control philosophy called
for a return to a free-running "continuous" mode at the completion of
the solution. The major difference in the final control philosophy
is that at the completion of the second sampling period, the computer
returns to a mode in which D(Z) is still 1.0, but instead of a sampling
interval approaching zero, a sampling period of definite finite
length is employed. Although this innovation does not change the
response characteristics of the control solution, it marks the change
from a partially discrete, partially continuous system, to one which
is completely discrete. It is this change which enables the develop-
ment of the required time-sharing computer operation for multiple
control
.
Having discussed the major difference in the control philosophies,
the final control philosophy will be covered in detail. As before,
with no signal input to either system, the computer resides in a
Sense Loop. In the Sense Loop each system under the control of the
computer is sampled and tested for a step input. If a step input
greater than a threshold is not detected, the exact signal sampled
is returned to the system. (D(Z) = 1.0) Each of the systems under
control is handled in this fashion. When all systems have been
sampled, the computer goes through a basic delay. This basic delay
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is so named because it is a building block for all delays required
for implementing variable gain amplifier solutions of any length on
any system controlled by the computer. All required solution delays
are formed as integer multiples of the basic delay. It is noted that
the basic delay is much longer than the time required to sample and
test all systems being controlled.
When a step input is received by one of the systems, an error
flag for the appropriate system is set and the computer exits from
the Sense Loop to a Solution Routine. In the Solution Routine, the
first control voltage for the flagged system is transmitted from the
computer, and all other system flags are checked for possible simul-
taneous step inputs. If not, the computer goes through one basic
delay and then senses all other systems for possible step inputs. If
no other systems have received signals, the computer returns to the
start of the Solution Routine and begins to count the number of times
the basic delay has been entered. After each pass through the basic
delay, all other systems are checked for possible step inputs. When
the pass count reaches a number which indicates that the first control
voltage has been in the proper length of time, the computer computes
and outputs the second control voltage, and a new pass count begins.
If, at any time during the solution, another system 'receives a step
input, it is flagged, and on the next pass through the Solution Routine,
a solution similar to the one explained above is begun.
When a variable gain amplifier solution for one of the systems
is completed, the computer jumps to a Return Routine. In this Return
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Routine all counters for the appropriate system are zeroed and the
error flag is set to zero. The system is then bootstrapped by the
procedure previously explained, and returned either to the Sense Loop
or the Solution Routine, if the error flag of another system is set.
In any case, after being bootstrapped, the system returns to a mode
in which the characteristics of the control function are D(Z) = 1.0,
and T = the basic delay.
The characteristics of the final control philosophy may be
summarized by stating that any single system which is being controlled
operates in a state in which D(Z) = 1.0, and T = the basic delay when
there is no step input above the threshold level. Thus, for small
step inputs and noise inputs, the system would be controlled in the
above mode. When a step input greater than the threshold level is
received, a variable gain amplifier solution is executed and the
control mode then returns to that specified above. In the time
sharing mode, each system controlled is operated in this same manner,
with the option of making the solution sampling period any integer
multiple of the basic delay.
To test the final control philosophy, Program 6 was written.
For purposes of this test, two systems were time-shared. One of the
systems used was the real system used in previous tests. The second
system was an analog simulation of a plant having the following
characteristics: G(S) = ——, TV • The basic delay was established
s(s + 1)
as 0.025 seconds. The solution sampling rate for the real system
was 0.3 seconds; for the analog system, 1.0 seconds. The only
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restriction for Program 6 was that it was written to control only
two systems simultaneously. The basic delay time may be chosen
arbitrarily, and the solution sampling rates may be any integer
multiple of the basic delay. Computation of h~ and h.. was accomplished
in the manner of Program 5. The hardware arrangement for the real
system was the same as that employed in conjunction with Program 5,
and the summing amplifier arrangement in and out of the converter for
the analog system is identical to that of the real system.
A flow chart for Program 6 is shown on the following pages. It
is broken down into three sections: Sense Loop, Solution Routine,
and Return Routine. A complete text of Program 6 is presented in
Appendix VI.
To simplify the flow chart for the Solution Routine, the negative
step solution for System 1, and the positive step solution for System
2 have been omitted. The omitted processes are identical in form to
those shown. Furthermore, the "D/A h, " blocks, shown in the flow
chart as predefined processes are handled exactly as in Program 5.
Before presenting the flow chart for the Solution Routine, the
following indices are defined:
I = the number of passes through the basic delay for the
current h for System 1.
J = the number of h's transmitted to System 1.
P = the required number of passes through the basic delay to
achieve the specified variable gain amplifier solution
sampling rate for System 1.
K = the number of passes through the basic delay for the
current h for System 2.
40

L = the number of h's transmitted to System 2.
Q = the required number of passes through the basic delay to
achieve the specified variable gain amplifier solution
sampling rate for System 2.





















\ Return to 7


















The Return Routine is shown on the following page. The Return
Routine will be shown for System 1 only. That for System 2 is identical






















The results of Program 6 were excellent. Both systems were controlled
with predicted speed and accuracy. The real system response was equivalent
to that obtained from utilization of Program 5. It is interesting to
note that the system simulated on the analog computer exhibited exact
theoretical response to the variable gain amplifier solution. This, of
course, is due to the fact that there were no non-linearities in the
simulated system. However, the exact theoretical solution obtained does
validate the final control philosophy employed.
The time-share program was tested for all possible time combinations
of step inputs to the two systems. In no case was system response de-
graded once the solution was started. In the worst case, there was a
25 millisecond delay between a step input and the start of a solution.
This occurred when a step was entered just as the computer started a
pass through the basic delay in the Sense Loop. The delay, in this worst
case, which is a random occurrence, was not discernable on the Mark II
Brush Recorder used to measure response.
On the following pages, the response curves for the two systems
controlled in the time-share mode by Program 6 are shown. Also shown
are the theoretical response curves for the real system.
2.4 Extension of Results
Due to the limitations imposed by the D/A, only two systems could
be simultaneously controlled in the Digital Control Laboratory. To
fully substantiate the validity of the final control philosophy, one
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Figure 21
Analog Simulation
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than two systems. Let us consider this feasibility with respect to the
equipment used throughout the laboratory tests, assuming only that the
number of channels in the converter may be arbitrarily expanded. (The
authors feel that the problems associated with more difficult tasks in
the computer field are too often dismissed with a bland inference that a
bigger, faster computer can do any job. The dollar economics of the
control problem preclude this approach.)
Using Program 6 as a basis for time-sharing control of many systems,
the CDC-160 has sufficient memory capability to handle 12 systems
simultaneously. By sub-routinizing wherever possible, this number could
probably be increased to 15. For 15 systems, however, the sampling
time, governed primarily by the analog to digital conversion time of
120 microseconds, becomes an appreciable proportion of the basic delay
time. In the Sense Loop, for example, the time to sample A/D, check for
step inputs, and return D/A would be approximately two milliseconds
compared to the 25 milliseconds of the basic delay. This added delay
in the Solution Routine would produce significant errors in the variable
gain amplifier solution. If the basic delay could be satisfactorily
increased to 50 or 100 milliseconds, the two milliseconds required to
sample the 15 systems would become insignificant and not seriously
degrade the solution. The authors feel that employment of a 50 or 100
millisecond basic delay, which limits the fastest solution to a step
input to 100 or 200 milliseconds, is not unreasonable in most practical
applications
.
The foregoing discussion has made one tacit assumption. That
assumption is that the number of simultaneous inputs is limited to three
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of the 15 systems. This is due to the 900 microsecond multiply time
required by the CDC-168. This, of course, excludes the desired
generality for handling any step input at any time for any system.
With the equipment used, the 160 in conjunction with the 168, there
is no way to compensate for this problem.
At this point it is worthwhile to look at the advantages of using a
different computer. Specifically, the CDC-160A would adequately solve
the problem mentioned above. The 160A is a computer quite similar to
the 160 in all respects with the additional capability for fast
multiplication and division. Economically, the 160A is comparable in
cost to a 160-168 tandem, and makes a much more compact unit.
On the basis of the foregoing tests and theoretical extension,
the authors feel that with a small, relatively inexpensive computer,
such as the CDC-160A, it is quite feasible to control up to 15 systems
simultaneously. The control capability will vary with the capabilities
of the brand and type computer selected. The main thesis, however,
is that an excellent, multi-system, digital control scheme may be





It was noted in the Introduction that the basic goals of this
thesis were the controlling of hardware by digital methods, and the
developing of techniques for implementing time-sharing control of many
systems from the same computer. The results obtained have been detailed.
In this section the most important findings will be summarized and their
relevance to the general feasibility of digital control systems will
be noted.
The most significant aspect of controlling the hardware was the
necessity for going to the "continuous" mode (D(Z) = 1. and a small T)
to bring the error to zero at the conclusion of the solution to a step
input. This characteristic, caused by the non-linearities of the system,
would seem to be a significant disadvantage to this type control.
However, this was not the case. In the worst case, the servo position
was within ten percent of the desired final position at the moment of
the switch to the "continuous" mode. Furthermore, at the switch time,
the servo velocity was in the proper direction at a decreasing magnitude.
This condition permitted the system to settle rapidly to the desired
position.
Of course, to realistically evaluate this control method, one
must establish a performance criterion as the basis for comparison with
other control methods. The criterion selected was one which measured
minimum time to reach a position within ten percent of final value and
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to remain within this ten percent boundary while settling. On the
basis of this criterion, the time for a unity feedback continuous
system to meet the conditions was 1.2 seconds, and 800 milliseconds
with the addition of optimum tachometer feedback. These figures were
obtained with the amplifier gain potentiometers set at the same levels
used for the digital operation. By increasing the amplifier gains, a
time of 500 milliseconds was obtained with tachometer feedback. Using
a variable gain amplifier solution sampling rate of 300 milliseconds,
a time of 600 milliseconds was required to meet the criterion. The
relatively low saturation level of the amplifiers precluded the use of
sampling rates of 100 or 200 milliseconds, but on the basis of responses
obtained at rates of 300, 400, and 500 milliseconds, it follows that
improved amplifiers would allow a solution time of 200 milliseconds.
In general, the fastest speed of response obtainable by the variable
gain amplifier method is limited by the saturation level of the
amplifiers. Similarly, the response speed obtainable by a bang-bang
technique is limited by this saturation level.
On the basis of these results, the performance characteristics
of the digital control method indicate that this method is competitive
with other control methods. With improved amplifiers, response speeds
from the digital methods can be much faster than those obtainable from
continuous methods. Optimum bang-bang techniques approach the response
speeds obtainable with the variable gain amplifier method.
There are, of course, many criteria by which control systems
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may be judged. The criterion above is one of speed of response.
Although other criteria were not evaluated, it is noted that the
digital technique is, in general, quite adaptable. For example, the
basic hardware and software employed by the authors is readily adapt-
able to a criterion which calls for minimum fuel expenditure.
The results of the time-sharing program have been fully discussed
and the feasibility of extending the program to control many systems
has been outlined. The basic approach of utilizing a small computer
has precluded a discussion of a further extension of the technique.
That is, using a large, general purpose computer as the digital
controller, with other computing tasks being time-shared with the
control function. This is feasible with no change in the basic program
heretofore used in conjunction with the CDC-160. In examining this
program, one can readily see that the vast majority of time is spent
in the basic delay block. Time spent in the basic delay is ideal for
carrying out other computing tasks. This could readily be implemented
on a general purpose computer with a real time clock and interrupt
capability, and an executive routine to direct the proper sequence of
computing tasks not associated with the control task. The ramifications
of this large computer capability are indicated by Slaughter and
Lackowski in a paper presented to the 1963 National Convention on
Military Electronics in which they state: "In those cases in which a
digital computer is available, digital control requires less hardware
than does conventional control." 4 The presumption accompanying this
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statement was that the digital computer was required for other tasks,
and the controlling tasks could be satisfactorily time shared.
In view of the performance characteristics of the variable gain
amplifier method and the time-sharing capabilities developed, the
authors have come to the conclusion that for many applications, digital
control methods are presently feasible and superior to other control
methods. Due to the present cost of computers, these applications are
presently limited to large processes or areas where the advantages of
digital control are overwhelming. A specific example of such an
application is in large processes such as those in the chemical or
petroleum industries in which multiple systems must be simultaneously
controlled. Similarly, a single large process with multiple inputs
may be controlled by digital methods. A military application would
be the extension of the NTDS to include the servo control of gun
mounts and missile launchers from the master computer. A final
application might be in the aerospace field in which the new techniques
for optimum control on the basis of minimizing a given cost function
are quite adaptable to digital techniques.
Although immediate feasibility for digital control is limited
to processes of the type mentioned above, the decreasing size and
cost of digital computers increase their field of application.
The investigation for this thesis was limited in scope to permit
the extensive study of a single method. The results from this study
may, in general, be extended to other digital control techniques. The
authors feel that the results of this study of digital control validate





1. Dejka, W. J. and Kershaw, W. V. Digital Sampled-Data Feedback
Systems for Shipboard Applications, Progress Report. Navy
Electronics Laboratory Research and Development Report 1142,
29 October 1962.
2. Jensen, M. E. Optimum Control of a Nonlinear Second-Order Plant
Using a General-Purpose Computer. Navy Electronics Laboratory
Research and Development Report 1220, 24 April 1964.
3. Kuo, B. C. Analysis and Synthesis of Sampled-Data Control Systems,
McGraw-Hill, 1963.
4. Slaughter, J. B. and Lackowski, D. Digital Control of a Tactical
Weapon with a Shipboard General-Purpose Digital Computer.
Conference Proceedings of MIL-E-CON 7 National Convention on
Military Electronics, 1963.
5. Pearson, M. and Tardif, D. W. Design Analysis and Test of a
D. C. Servomechanism Utilizing Direct Drive. United States Naval
Postgraduate School, 1959.
6. Slaughter, J. B. Quantization Errors in Digital Control Systems.
Institute of Electrical and Electronics Engineers Transactions on




DESIGN OF DIGITAL CONTROLLERS AND SIMULATION RESULTS
In addition to the design of a digital controller for a step input
to a —-,—rr- plant, a digital controller for a unit ramp input was also
designed. Referring to Figure 1 and Figure 2 in Section 1.2 we arrive



















For a unit ramp input r(kT) = k,
k = 0; x (0) = x (0) = 0.0
Xl (T) = ; x 2
(T) =
k = 1
Xl (2T) = 0.368K
x (2T) = 0.632K
To obtain a solution we must set x.. (nT)=r (nT) and x_(nT)=l. We there-
fore must proceed to the next period in order to solve for the given
conditions.






















h(T) = 3.82 ; h(2T) = 0.183
It should be noted that for this system to maintain a zero error after
it has arrived "home" a constant output of h(nT)=l must be fed into the
continuous system. This will keep the system moving at a unit velocity
and thus maintain a zero system error.
for a
A digital controller using the same design theory was developed
1
plant in response to both unit step and ramp inputs(s+l)(s+2)
The derivations and explanations follow. The procedure used is the
same as that in Section 1.2.
PUnt: G(S) (s+l)(s+2)
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(kT) + .233^ r(kT)X
2
(I) Let r(kT) » 1.0
k=0 ; Xl (0) = x2 (0)
=
x, (T) = .1995K ; x (T) = .233K
1 o z o
These two equations clearly cannot be solved for the final conditions
of: Xl (T) = 1.0 ; x2
(T) = 0.0
Therefore let k = 1
x,(2T) = 0.1742K - 0.0398K R. + 0.1995K, = 1.0
1 o o 1 1
x (2T) = -0.11575K - 0.0465K K
n
+ 0.233K, = 0.0
I o oil
from which:
K = 3.65 ; R. = 6.73
o 1
and
h(0) = 3.65 ; h(T) = 1.832
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Note: Since the plant involved is of type zero it will have an inherent
steady-state error to a step input. To eliminate this error a "steady
state h" will have to be put into the system after the error has been
initially reduced to zero. To determine this "steady state h" the final
value theorem was used as follows:






















or a = ; b = 2
/. h(nT) =2 n = 2,3.
(II) Now let r(kT)=k i.e. unit ramp
In this case the final values desired are: x.. (nT)=k; x 9 (nT)=1.0
for n the smallest possible integer.
For: k = 0; x (0)=x (0)=0







These two equations cannot be solved so we must proceed to fc=2.
x (3T)= 0.17425K - 0.0398K K + 0.399K
2
= 3.0








h(T) = 7.85 ; h(2T) = 8.14
Again to keep the output equal to the input for this type zero system
we must output a "steady state h". From the final value theorem this
is:
h(nT) = 2n+3 n 3,4,5,
The following pages contain the graphical simulation results for
the type one system (G(S) = .... ) to a unit ramp input and the
responses of a type zero system (G(S) = -,—r-r—;—rr- ) to both unit step(s+1) (s+2)
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The following pages contain the simulation program used in
verifying the digital controller design for a "deadbeat response" to a






DIMENSION X( 30) ,XDOT ( 30) »C( 15
C ( 1 ) = 1 .





11 HOLD = C(3)
GO TO 14
12 IF (T-2.*C(1J) 11,13,13














ONE RUN IS CALLED FOR
INPUT DATA RECORD
CRDER QF EQUATIONS = 2
INITIAL TIME » .OOOQ6+CQ
FINAL TIME m .5000E+C0
STEP SIZE = .2000E-C3
THE NCN-ZERO CONSTANTS, C(I), ARE
C( 1) = .lOOOE+CG
C( 2) = .1056E+C3
C( 3) = -.9580E+C2
ALL THE INITIAL CONDITIONS ARE ZERO
THE COLUMN HEADINGS AND THE CORRESPONDING VARIABLES ARE
TIME X( 0)
OUTPUT X( 1 )
VELOCITY X( 2)
ERROR X( 3)
THE INDIVIDUAL GRAPH TITLES AND THE CORRESPONDING VARIABLES ARE
OUTPUT VS. TIME X( 1) VS. X( 0)
VELOCITY VS. TIME X( 2) VS. X( C)




TIME OUTPUT VELOCITY ERROR
.OOOOOE+OO .ooooot+oo .OCOOOE+CO . 10000E+01
. 10OOOE-O1 .52624E-02 .10507 E+01 .99474E+00
.20000E-01 .2C980E-01 .2C910E+01 .979C2E+00
•30000E-01 ,i*7OU§i-0] -312101*01 .952956*00
.40000E-01 .83365E-C1 .41406E+01 .91664E+00
.50000E-01 .12983E+00 .51502E+01 .87017E+00
.60C00E-01 . 18633E+00 .61497E+01 .81367E+00
.70000E-01 .25279E+00 .71392E+01 .74721E+00
.80000E-01 .32909E+GO .81 189E+01 .67091E+00
.90000E-01 .41513E+00 .90889E+01 .58487E+00
. lOOOOE+OO .51083E+00 .1C042E+C2 .4891 7E+00
.noooE+oo .60598E+00 .89893E+01 .39402E+00
. 12000E+00 .69065E+00 .79465 E+01 .30935E+00
. 13000E+00 .76495E+00 .69143E+C1 .235C5E+0C
. 14000E+00 .82897E+0C •58923E+01 . 17103E+C0
.15000E+00 .88283E+00 .1*8805 E+01 .11717E+00
. 16000E+00 .92662E+00 .38787E + 01 .73384E-01
. 17000E+00 .96044E+C0 .28869E+01 .39565E-01
. 1800CE+00 .98439E+00 .1 9049E+C1 . 15614E-01
. 19000E+00 .99857E+00 .93272 E+CO .14340E-02
.20000E+00 . 10031E+01 -.29786E-01 -.30727E-02
.2100OE+0O •10027E+C1 -.32651 E-01 -.27445E-02
.2200GE+00 . 10024E+C1 -.32325 E-01 -.241 96E-02
.23000E+00 . 10021E+G1 -.32C05E-01 -.2098CE-02
.24000E+00 .10018E+01 -.31686E-01 -.17795E-02
.25000E+00 . 1 1 5 E + 1 -.31371 E-01 -.14643E-02
.26000E+00 .10012E+01 -.3 1059 E-01 -.1 1521E-02
.27000E+00 . 10008E+01 -.30750 E-01 -.843C7E-03
.28000E+00 . lC005t+01 -.3C444E-01 -.53710E-03
.29000E+00 .10002E+01 -.30141 E-01 -.23418E-03
.30000E+00 .99993E+00 -.29841 E-01 .65725E-04
.31G00E+0G .9996UE+00 -.29544E-01 .36265E-03
.3200CE+00 .99934E+C0 -. 29250 E-01 .65662E-03
.33G00E+00 .99905E+C0 -.28959 E-01 .94766E-03
. 34000E+00 -99876E+00 -.28671 E-01 . 12358E-02
.35GOOE+00 .99848E+00 -.28386E-01 . 15211E-02
.36C00E+00 .99820E+C0 -.28 103 E-01 . 18035E-02
.37GOOE+00 .99792E+00 -.27821+ E-01 .20832E-02
.380O0E+O0 •99764E+00 -.27547E-01 .236CGE-02
. 39000E+0C .99737E+C0 -.27273E-01 .26341E-02
.UOOOOE+OO .997C9E+C0 -.27001 E-01 .29055E-02
.41000E+00 .99683E+00 -.26733E-01 .31741E-02
.42000E+00 .99656E+C0 -.26467E-01 .34401E-02
.43G0GE+00 .99630E+0G -.26203 E-01 .37035E-02
.44000E+00 .99604E+00 -.25942E-01 .39642E-02
.45000E+00 .99578E+0C -.25684E-01 .42223E-02
.46000E+00 .99552E+C0 -.25429E-01 .44779E-02
.47000E+00 .99527E+00 -.25176E-01 .47309E-02
.48000E+00 .99502E+00 -.24925E-01 .49814E-02




TIME OUTPUT VELOCITY ERROR
.50000E+00 .99U53E+00 -.24432E-01 .5U750E-02
NORMAL STOP AT FINAL TIME
GRAPH TITLED . . BRCWNE DIGIT 1
RUN 1 OUTPUT VS. TIME
GRAPH TITLED . . BROWNE DIGIT 1
RUN 1 VELOCITY VS. TIME
GRAPH TITLED . . BRCWNE DIGIT 1
RUN 1 EDOT VS. ERROR
THE ONE RUN CALLED FOR HAS BEEN COMPLETED.
STOP





The continuous plant which was to be controlled in a sampled-
data manner consisted of two operational a.c. amplifiers, a d.c. power
amplifier, and a d.c. torque motor manufactured by the Inland Motor










As is seen in the figure, the control signal to the plant was
received from the zero-order hold and fed into the first operational
amplifier. The second operational amplifier transmitted the signal to
the d.c. power amplifier where the signal size was increased further.
From the d.c. power amplifier the control signal was fed to the armature
of the motor.
The Inland motor has a permanent magnet d.c. field and is armature
controlled. An inertia disc was attached to the shaft to slow down the
response of the system. Also on the motor shaft were a tachometer for
velocity pick-off and a potentiometer which was used for position feed-







































































To provide the needed power to the motor an amplifier whose
capabilities were greater than the common commercial type was needed.
The d.c. amplifier used was the same one that had been constructed for
use on a previous thesis using the same motor. 5 As seen in Figure
35 the input to the d.c. amplifier was double ended. The amplifier
operation is push-pull which reduces third harmonic distortion and
provides a balanced output. (See Figure 36 for a circuit diagram of
the d.c. power amplifier.)
To insure that the d.c. power amplifier was operating correctly
two tests were performed. The first test checked the frequency response
characteristics of the a.c. and d.c. combination. The second test
plotted the output vs. the input of the d.c. amplifier alone thus
checking the saturation characteristic of the amplifier. Test data
and curves are shown on pages 82-84 . It should be mentioned that some
difficulty was encountered with the d.c. amplifier. The amplifier needs
a supply voltage of 300 volts with a corresponding current of one
ampere. Since this power was not available directly in the room where
the equipment was set up, it was decided to place four portable power
supplies in parallel. This arrangement proved fairly satisfactory with
the exception that the power supplied was not regulated. This caused
difficulty in balancing the amplifiers and once they were balanced they
did not remain so for any length of time. This balancing problem was
bothersome but in no way invalidated the results or conclusions of
this report.
To determine the transfer function of the amplifier motor
80

combination a standard frequency response test was conducted on the
closed loop system. The input sinusoid was supplied by a Hewlet
Packard Low-Frequency Generator Model 202A. Unity feedback was em-
ployed and a Mark II Brush Recorder was used to measure the input and
















The recorded closed loop data was first plotted as a Bode
diagram. (Magnitude and Phase) The closed loop data was then con-
verted to an open loop transfer function by using a Nichols Chart and




data, Bode diagrams, and Nichols Chart.)
with A set at 40. (See pages 85-89 for test
81

Frequency Response of Amplifiers in Cascade






0.1 0.628 5.4 55.0 10.2
0.2 1.255 5.4 55.0 10.2
0.3 1.885 5.3 55.0 10.
4
0.4 2.510 5.3 <_> o . 10.
0.5 3.140 5.2 55.0 10.6
0.6 3.770 5.2 55.0 10.
6
0.7 4.390 5.2 55.0 10.6
0.8 5.020 5.2 55.0 10.
0.9 5.650 5.2 55.0 10.6
1.0 6.280 5.2 55.0 10.6
1.1 6.900 5.2 55.0 10.6
1.2 7.550 5.2 55.0 10.6
2.0 12.550 5.2 55.0 10.6
4.0 25.100 5.2 55.0 10.6
6.0 37.700 5.1 55.0 10.8
8.0 50.200 5.1 55.0 10.8
10.0 62.800 5.0 54.0 10.8
12.0 75.500 5.0 53.0 10.6
15.0 94.500 5.0 53.0 10.6
20.0 125.500 5.0 52.0 10.4
40.
C
251.000 4.6 48.0 10.4







Saturation Characteristic of d.c. Amplifier
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Frequency Response Dat a





0.1 0.628 0.0 -
0.2 1.25 0.7 - 11
0.25 1.57 1.3 - 16
0.3 1.88 1.6 - 11
0.35 2.20 2.6 - 22
0.4 2.55 2.4 - 25
0.45 2 . 82 3.18 -• 23
0.5 3.14 3.5 - 33
0.55 3.45 3.7 - 29
0.6 3.78 3.75 - 31
0.625 3.93 3.75 - 37
0.65 4. 08 4.3 - 37
0.675 4.25 3.75 - 39
0.7 4 . 40 5.2 - 41
0.725 4.56 5.2 - 37
0.75 4.71 5.2 - 43
C.775 4.87 3.75 - 45
0.8 5.03 4.3 - 47
0.825 5.19 5.75 - 48
0.85 5.34 6.85 - 86
0.875 5.50 6.7 - 89
0.9 5.65 6.3 — GO
0.95 5.96 5.3 -102
1.0 6.28 4.25 -106
1.05 6.59 3.25 -112
1.1 6.91 2.6 -117
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MEASUREMENT OF QUANTIZATION ERRORS
This appendix will cover the determination of quantization errors
in the sampled-data control system. It will only deal with the real
plant since the main thesis effort was directed to the control of this
plant. The theory used was described by John B. Slaughter of the Navy
Electronics Laboratory in the January 1964 IEEE Proceedings on Automatic
Control. 6
Quantization, or round off, errors occur because of the inevitable
conversion operations required when analog and digital devices are
connected together in a sampled-data closed loop system. Quantization
is the process of converting a signal in analog form to its digital














The dashed line in the figure is the desired linear response, while
the staircase represents the actual output of the quantizer. The
range of input magnitudes is divided into disjoint intervals (h.) which
are not necessarily equal. All magnitudes falling within an interval
90

are equated to a single value within the interval. This results in
the digital approximation to the analog input. It can be seen that the
maximum round off error of the quantization operation is h/2. (h is
called the quantizing level.)
Quantization is non-linear in the sense that a discrete set of
amplitude levels is produced for some continuous range of input. Be-
cause of this an analytical expression for the effects of this error
is difficult to obtain. However, by assuming that the quantizing
levels are kept small the concepts of probability may be used. The
quantizer is treated as a summing point with uniformly distributed
noise introduced at that point.
In continuing, we will refer to the real plant which was used in






In Figure 45 we have the system that was used in this study. The
sampling period is 0.3 seconds, and the digital controller is designed




















The equations describing the system may also be written as
x(k + 1) = Ax(k) + Dr(k) (3)
c(k) = Bx(k) (4)
Now if we decompose our system into its canonical form equations
2 and 3 may be written by inspection.
Figure 46
Canonical form of sampled-data control system








(6) B = ["l.Ol 1.365 ol (7)
Before the input, r(k), or the output, c(k), are introduced into
the digital controller they pass through the A/D converter and are
changed from analog signals to digital signals. Also, since the
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digital computer must operate with finite word lengths, round off occurs
for each word the computer processes or outputs. Therefore quantization
operations occur and should be accounted for wherever these processes
happen. This may be done by introducing quaitizers in the canonical












* 1. 01 m^
-.407 f
Figure 47
We now introduce a new vector R(k) which is the difference between
the quantized and un-quantized terms. The quantized system may now be
described by:
x (k+l)= Ax (k) + R(k) + Dr(k) (8)
where the subscript q indicates the quantized system. It may be
seen by inspecting the above equation that if the un-quantized system
is stable then the quantized system is also stable.








e(k+l) = Ae(k) + R(k) (10)
c (k) - c(k) = Be(k) (11)










(k) + R (k) (13)
e
3





We must now find an upper bound on R and hence on e. From this we
may obtain the maximum output error due to quantization. Since R. (k)
is the difference between the state vector component, x.(k+l), obtained
in the quantized and un-quantized systems, an upper bound on R. (k) is
the greatest error due to quantizing in one sampling period.

























where h, /2 is the A/D quantizing error, h9 /2 is the computer
round off error, and h~/2 is the D/A quantizing error
To find an upper bound on e(k) we must convert equations 12, 13, and
14 in their z-transform equivalents.
Thus:







-1 -1 -1 V
e
2
(z)= -.831z e^z) + .833z e
2




-1 -1 -1 H3
Z




Referring to equations 7 and 11 it is seen that to find the overall
system error due to quantization we only have to solve for e.. (z) and e 9 (z),
Also, the steady state error e.. equals the steady state error e 9 . That
is: lim (1-z )e.. (z) = lim (1-z )e_(z)
z->l Z-+1
Therefore after solving equations 18, 19 and 20 simultaneously and
applying the final value theorem we arrive at:
1.424H - .349H
e (oo) = e (oo) = i (21)
.595
and since in the hardware used h
1
=2.44 millivolts,
h_ = .0244 millivolts, and h„ = 2.44 millivolts
then
e (oo) = e (oo) = 15.3 millivolts (22)
Therefore c (k) - c(k) = 36.35 millivolts
This difference between the quantized and unquantized systems was less
than 1% of the final value of the system for a five volt step which was
ordinarily used. Therefore no problems were encountered with quantization












































































































Jump to Negative Step
Solution (0071)




























































If difference - 0,
jump to KM
If difference not






























1001 ll+Ol Sense Loop


















































































































































1101 2052 Start Delay















1121 7500 Call D/A
1122 2U01










































































































































































































1052 7500 Call D/A
1053 2U01

















































































































































115^ H030 Store H°
1155 2030 Load H°
1156 3060 Add 'Old Value 1
1157 **O30 Store adjusted H°
1160 7500 Call D/A
1161 21*01



















































































































































0010 1000 Address of start
of program
0011 1026 Address of negative
step solution
0012 1130 Address of positive
step solution








0051 3U03 Preset total for
0.1 second delay
0053 0003 Number of passes
through 0.1 second
delay







Due to the basic similarity of this program to the
preceding programs, the comments presented here will be
general in nature.
Location Contents Comments








1010 206U Sense error in
1011 3U61 System 1
1012 U067
1013 3063
101U 6351 If error, set







102^ 7500 If no error, D/A
1025 2U01 System 1
1026 7353
1027 OO67
1030 2065 Sense error in
1031 3U62 System 2
1032 U067
1033 3063
I03U 6337 If error, set
1035 2067 E
2 Flag and











10I+5 2U02 If no error,
10^6 7333 D/A System 2
IOU7 OO67
1050 20U0 If E1 Flag set,
1051 6123 jump to Solution
1052 6122 Routine
1053 2050







1063 6k63 Return to start





















1110 20H0 E1 Flag test
nn 6003
1112 630^ If = 0, jump to












































If = -1, jump to
Negative Step




If J ^ 0, Jump to ll6l
Compute and output







































J = J + l






U63 3U03 If I £ (0003),
llSk 6506 jump to E2 Flag test
1165 20^2
1166 3U01 If J f 1, jump to
1167 6003 EXR Flag test
1170 7101
1171 1760
1172 7500 Compute and output


















































1250 20te Negative Step
1251 6002 Solution for




1256 3ltf>l (This solution is
1257 1+020 handled exactly as
is its positive
1260 0101 counterpart. Thus,















































































1370 201+1 E2 Flag test
1371 6003
1372 630*4- If = 0, jump to
1373 6205 delay
137^ 7101
1375 1650 If = -1, Jump to
1376 7101 Negative Step
1377 1525 Solution for
System 2
1U00 20W+
lUOl 6002 Positive Step
1*402 6137 Solution for
1*403 7500 System 2






























114-35 5W* L = L + 1
11*36 7101
ll*37 1650 Jump to delay
lUl*0 0016
Ikhl 51*1*5 K = K + 1
lkk2 20^5
ll*l*3 3l*02 If K / (0002),
ll*l*l* 6506 jump to delay
ll*l*5 20**!*
1**1*6 3U0I If L f 1, jump to




1^53 ll*02 Compute and output































1507 5kkk L = L + 1
1510 20^5
1511 3^+5 K =
1512 U0U5










1525 20U4 Negative Step
1526 6002 Solution for
1527 6135 System 2
1530 7500 (As before, no
1531 lU02 comments will "be made
1532 7600 for the negative

































































































1660 20U0 If E1 Flag f 1,
1661 6133 sense error for


























171k 20^1 If E2 Flag = 0,
1715 6133 sense error for






























1750 7010 Jump to start of








1760 20U6 If E
XR Flag + 0,
1761 6132 jump to ramp solution
1762 20^2 routine (not included)
1763 3^2
rj6k U0U2 J =
1765 20U3










1773 20^1 If E2 Flag ^ 0,
ITJk 6ll2 bootstrap System 1




2001 7500 Bootstrap Systems
2002 1U02 1 and 2, and jump
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